GATE CSE Digital Logic – Full Comprehensive Mixed Mock Test-1

Questions 86-90 of 100

0% completed (0/100 answered)
Your score 0/100 0 answered
Correct 0 Incorrect 0 Unanswered 100 Accuracy 0%

Question 86

MCQ · Single Correct 1 mark

A 3-bit synchronous counter uses T flip-flops. The flip-flop inputs T0, T1, T2 for a standard binary up-counter are given by:

Answers for question 86

Question 87

MCQ · Single Correct 1 mark

A 4-bit ripple counter starts at 0000. What is its state after 27 clock pulses?

Answers for question 87

Question 88

MSQ · Multiple Correct 1 mark

Which of the following statements regarding Counters is/are CORRECT?

Answers for question 88

Question 89

MCQ · Single Correct 1 mark

Two MOD-8 counters and one MOD-5 counter are cascaded in series. What is the total modulus?

Answers for question 89

Question 90

MCQ · Single Correct 1 mark

In a Mealy state machine, the output depends on:

Answers for question 90
Scroll to Top