GATE CSE Memory Management & Virtual Memory – OS Practice Test | Set 1

Questions 61-65 of 100

0% completed (0/100 answered)
Your score 0/100 0 answered
Correct 0 Incorrect 0 Unanswered 100 Accuracy 0%

Question 61

MCQ · Single Correct 2 mark

Consider a system with 64-bit virtual addresses, 4 KB page size, and 8-byte page table entries. In a multi-level paging system where every level page table fits in one page, how many levels of page tables are required? (Question 61)

Answers for question 61

Question 62

MCQ · Single Correct 1 mark

A process references pages in the order: 1, 2, 3, 4, 1, 2, 5, 1, 2, 3, 4, 5. Using LRU page replacement with 3 page frames initially empty, how many page faults occur? (Question 62)

Answers for question 62

Question 63

MCQ · Single Correct 2 mark

Which memory partitioning scheme avoids external fragmentation completely? (Question 63)

Answers for question 63

Question 64

MCQ · Single Correct 1 mark

In a segmented memory system, segment 2 has base 2000 and limit 500. Which physical address corresponds to logical address <2, 350>? (Question 64)

Answers for question 64

Question 65

MCQ · Single Correct 2 mark

What is the purpose of the Dirty Bit (Modified Bit) in a Page Table Entry? (Question 65)

Answers for question 65
Scroll to Top