ISRO CSE 2011 PYQ ⋆ CSE Study247

ISRO CSE 2011 PYQ

Questions 21-25 of 80

0% completed (0/80 answered)

Question 21

MCQ · Single Correct 1 mark

Previous Year Question ISRO CSE 2011 PYQ

Which type of DBMS provides support for maintaining several versions of the same entity?

A Relational Database Management System B Hierarchical C Object Oriented Database Management System D Network

Question 22

MCQ · Single Correct 1 mark

Previous Year Question ISRO CSE 2011 PYQ

A system is having 8 M bytes of video memory for bit-mapped graphics with 64-bit colour. What is the maximum resolution it can support?

A 800 x 600 B 1024 x 768 C 1280 x 1024 D 1920 x 1440

Question 23

MCQ · Single Correct 1 mark

Previous Year Question ISRO CSE 2011 PYQ

What is the meaning of RD (active low) signal in Intel microprocessors/controllers?

A Read (when it is low) B Read (when it is high) C Write (when it is low) D Read and Write (when it is high)

Question 24

MCQ · Single Correct 1 mark

Previous Year Question ISRO CSE 2011 PYQ

In a 32-bit virtual address space with a page size of 4 KB, what is the page-table size if each page-table entry occupies 4 bytes?

A 1 M bytes B 2 M bytes C 4 M bytes D 4 K bytes

📘 Solution & Detailed Explanation

🔢 Step-by-Step Solution

Detailed Explanation:

$Virtual address space = 2^32 bytes.$

$Page size = 4 KB = 2^12 bytes.$

$Number of virtual pages = 2^32 / 2^12 = 2^20 entries.$

Each page-table entry occupies 4 bytes.

CODE

Page-table size = 2^20 × 4 = 2^22 bytes = 4 MiB (commonly written as 4 MB).
Note: The original question did not specify the page-table-entry size; the 4 MB

✓ answer assumes 4 bytes per entry

Question 25

MCQ · Single Correct 1 mark

Previous Year Question ISRO CSE 2011 PYQ

A processor takes 12 cycles to complete an instruction I. The corresponding pipelined processor uses 6 stages with the execution times of 3, 2, 5, 4, 6 and 2 cycles respectively. What is the asymptotic speedup assuming that a very large number of instructions are to be executed?

A 1.83 B 6 C 2 D 7