BPSC TRE – Combinational Logic Circuits & PLDs Test 1

Questions 1-5 of 50

0% completed (0/50 answered)
Your score 0/50 0 answered
Correct 0 Incorrect 0 Unanswered 50 Accuracy 0%

Question 1

MCQ · Single Correct 1 mark

How many select lines are required for an 8-to-1 Multiplexer (MUX)?

Answers for question 1

Question 2

MCQ · Single Correct 1 mark

To display time on digital clocks at railway stations, which digital circuit is used?

Answers for question 2

Question 3

MCQ · Single Correct 1 mark

What does PLA stand for in programmable logic devices?

Answers for question 3

Question 4

MCQ · Single Correct 1 mark

What is the minimum number of 2-input NAND gates required to implement a Half Adder circuit?

Answers for question 4

Question 5

MCQ · Single Correct 1 mark

What are the Sum (S) and Carry (C) outputs of a Half Adder when both inputs A and B are 1?

Answers for question 5
Scroll to Top